SoC Logic Design Engineer Job
If this is a scam...
Mark as SPAM
Thank you for helping!...
Undo
Employer: Chelsea Goff
SpiderID: 14199259
Location: Austin, Texas
Posted: 6/24/2026
Wage:
Priority Review Date: 7/24/2026
Job Code / NOC / SOC: 9423324
Category: General
Job Description:
ALTERA CORPORATION
• Develop the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design.
• Participate in the definition of architecture and microarchitecture features of the block being designed.
• Perform quality checks in various logic design aspects ranging from RTL to timing/power convergence.
• Apply various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
• Review the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
• Follow secure development practices to address the security threat model and security objects within the design.
• Work with IP providers to integrate and validate IPs at the SoC level. Drives quality assurance compliance for smooth IP-SoC handoff.
Telecommuting may be permitted. When not telecommuting, must report to worksite. Master’s degree in Electrical Engineering or related and 6 months of experience. To apply email resume [email protected] and reference job# 9423324
• Develop the logic design, register transfer level (RTL) coding, and simulation for an SoC design and integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design.
• Participate in the definition of architecture and microarchitecture features of the block being designed.
• Perform quality checks in various logic design aspects ranging from RTL to timing/power convergence.
• Apply various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
• Review the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
• Follow secure development practices to address the security threat model and security objects within the design.
• Work with IP providers to integrate and validate IPs at the SoC level. Drives quality assurance compliance for smooth IP-SoC handoff.
Telecommuting may be permitted. When not telecommuting, must report to worksite. Master’s degree in Electrical Engineering or related and 6 months of experience. To apply email resume [email protected] and reference job# 9423324
Contact Information:
| Contact Name: Chelsea Goff | Type: Employer |
| Company: ALTERA CORPORATION |